Optoelectronic Packaging for 16-Channel Optical Backplane Bus with VHOEs
نویسنده
چکیده
A novel 16-channel optical backplane bus with volume holographic optical elements (VHOEs), operating as diffraction grating beam alignment guides, was designed and fabricated for a high-performance computing system multi-slot bus. These thin film VHOEs were fabricated to diffract light beams for each bus slot into a glass wave-guiding plate (refractive index 1.52) for total internal reflection to other slot positions. Slot-to-slot optical alignment issues, including channel crosstalk and beam alignment tolerances, were computer modeled to optimize a low cost and simple optical packaging structure. For each slot position, a 4 X 8 element optical packaging plate was then fabricated to allow insertion of 16 VCSELs and 16 Photodiodes, each in an individual TO-46 can. Through the VHOE, the slot-to-slot fan-out received beam intensities were experimentally measured for each of the 16 channels and found to be in the range of 90 μW ~ 150 μW. This 90 μW minimum fan-out power is 5dB greater than the receiver sensitivity requirement. In this study, the maximum 10 Gbps single channel bandwidth was tested and a 1.6 Gbps aggregate bandwidth was also demonstrated through a three slot 16-channel optical backplane bus. This aggregate bandwidth was limited by an electronic element in the receiver circuit (155 Mbps PD-TIA) and processor (100 Mbps FPGA). With the system’s measured optical isolation of greater than 80dB, and suitably fast receiver electronics, simulation modeling indicates that Terabit per second bus data rates can be achieved in inexpensive, mechanically robust and reliable form factors. Index Term – Optical Backplane Bus, Volume Holographic Optical Elements (VHOEs), VCSEL, Photodiode, Lateral and Angular Misalignment, Optical Packaging Plate.
منابع مشابه
Bi-directional optical backplane bus for general purpose multi-processor board-to-board optoelectron - Lightwave Technology, Journal of
AbsfractWe report for the first time a bidirectional optical backplane bus for a high performance system containing nine multi-chip module (MCM) boards, operating at 632.8 and 1300 nm. The backplane bus reported here employs arrays of multiplexed polymer-based waveguide holograms in conjunction with a waveguiding plate, within which 16 substrate guided waves for 72 (8 x 9) cascaded fanouts, are...
متن کاملProgress in Optical Interconnects for Data Communication — Bringing Light to the Board, Backplane, and Intra-Boxes
The off-chip electrical interconnects for high speed and high I/O processors have become increasingly complex and costly. Data transfer rates exceeding gigabits per second are common in high performance computer systems. A cost-effective wide-band interconnect between chips, modules, boards, backplane, frames and cabinets has become increasingly critical in the system design. This paper reviews...
متن کاملImplementation of a compact, four-stage, scalable optical interconnect for photonic backplane applications.
We report on the implementation of a dense 512-beam free-space optical interconnect linking four optoelectronic VLSI chips at the backplane level. The system presented maximizes the positioning tolerances of the components by use of slow f-number (f/16) Gaussian beams and oversized apertures. A beam-clustering scheme whereby a 4 x 4 array of beams is transmitted by each minilens is used to prov...
متن کاملComputer Modeling and Simulation of the Optoelectronic Technology Consortium (OETC) Optical Bus
The Optoelectronic Technology Consortium (OETC) 16 Gbit/s, 32-channel parallel fiber optic bus introduces new requirements for modeling and simulation of an optical bus which were not present for previous single-channel optical link systems. These requirements include the simulation of the statistical variation in component parameters, timing skew, and crosstalk. Due to the required simulation ...
متن کاملDesign and implementation of a modulator-based free-space optical backplane for multiprocessor applications.
Design and implementation of a free-space optical backplane for multiprocessor applications is presented. The system is designed to interconnect four multiprocessor nodes that communicate by using multiplexed 32-bit packets. Each multiprocessor node is electrically connected to an optoelectronic VLSI chip which implements the hyperplane interconnection architecture. The chips each contain 256 o...
متن کامل